



“Gheorghe Asachi” Technical University of Iasi, Romania



INNOVATIVE IMMUNITY TO ELECTROSTATIC DISCHARGE TESTING METHOD USING THE VERY-FAST TRANSMISSION LINE PULSE CONCEPT

Paul Bicleanu*, Ana-Maria Nicuta, Alexandru Salceanu

*“Gheorghe Asachi” Technical University of Iasi, Faculty of Electrical Engineering and Applied Informatics, Department of
Electrical Measurements and Materials Engineering, 21-23 Prof. Dr. Doc. Dimitrie Mangeron Street, 700050 Iasi, Romania*

Abstract

The transmission line pulse (TLP) method it is one of the most advantageous electrostatic discharge (ESD) testing method for semiconductor devices. A new factual approach is developed in this paper which is based on TLP method. The new method is named “very-fast transmission line pulse” (VF-TLP), having as principal characteristics the very short pulse width and small rise time. The appropriate device under test (DUT) is a gate-grounded (GG) NMOS transistor. The testing signal was applied on drain electrode, while the gate, source and substrate electrodes are connected to the ground. The obtained results are used to describe the parameters of the MOSFET transistors, having also relevance upon environment protection, due to the performed tests and to their inherent rejections. All the tests made or all the devices used in simulations can pollute the surrounding environment.

Key words: electrostatic discharges, EMC pollution, GGNMOS, line pulse, semiconductor device, very-fast transmission,

Received: February 2013; Revised final: June, 2013; Accepted: June, 2013

*Author to whom all correspondence should be addressed: E-mail: pbicleanu@ee.tuiasi.ro